Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10 Manual do Utilizador descarregar pdf (Página 136)

Electrical Specifications

III-124 Slave Controller – IP Core for Altera FPGAs

13 Electrical Specifications

Table 65: AC Characteristics

Symbol

Parameter

Min

Typ

Max

Units

CLK25

Clock source (CLK25) with initial

accuracy

25 MHz ± 25 ppm

Table 66: Forwarding Delays

Symbol

Parameter

Min

Average

Max

Units

PRELIMINARY TIMING

Diff

Average difference processing

delay minus forwarding delay

(without RX FIFO jitter)

MII port to MII port delay:

a) Through ECAT Processing

Unit (processing)

b) Alongside ECAT Processing

Unit (forwarding)

Conditions: FIFO size 7, no TX

Shift compensation or manual

TX Shift configuration with

MII_TX_SHIFT = 00

a) 300+x

b) 260+x

a) 320+x

b) 280+x

a) 340+x

b) 300+x

NOTE: Average timings are used for DC calculations.

EtherCAT IP Core: time depends on synthesis results

1 2 ... 131 132 133 134 135 136 137 138 139 140 141

Comentários a estes Manuais

Sem comentários

Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10 Manual do Utilizador Página 136

Comentários a estes Manuais

Manuais e produtos relacionados com Equipamento Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10