
ESC Configuration (0x0141)
Slave Controller – Register Description II-25
3.26 ESC Configuration (0x0141)
Table 30: Register ESC Configuration (0x0141)
Device emulation (control of AL status):
0: AL status register has to be set by PDI
1: AL status register will be set to value
written to AL control register
IP Core: 1 with Digital
I/O PDI,
PDI_EMULATION pin
with µC/On-chip bus
Others: 0, later
EEPROM ADR 0x0000
Enhanced Link detection all ports:
0: disabled (if bits [7:4]=0)
1: enabled at all ports (overrides bits [7:4])
0, later EEPROM ADR
0x0000
Distributed Clocks SYNC Out Unit:
0: disabled (power saving)
1: enabled
IP Core: Depends on
configuration
Others: 0, later
EEPROM ADR 0x0000
Distributed Clocks Latch In Unit:
0: disabled (power saving)
1: enabled
Enhanced Link port 0:
0: disabled (if bit 1=0)
1: enabled
0, later EEPROM ADR
0x0000
Enhanced Link port 1:
0: disabled (if bit 1=0)
1: enabled
Enhanced Link port 2:
0: disabled (if bit 1=0)
1: enabled
Enhanced Link port 3:
0: disabled (if bit 1=0)
1: enabled
Comentários a estes Manuais